Re: tsc timer related problems/questions

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Sep 9 2007 17:49, Arjan van de Ven wrote:
>> 
>> Question: Why are only Intel CPUs considered as stable? Could there be
>> implemented a more sophisticated heuristic, that actually does some
>> tests for tsc stability?
>
>on AMD multi-socket systems, afaik the tsc is not synchronized between
>packages. On Intel the tsc is derived from the FSB which is shared
>between the packages.

Also, the TSC is not necessarily constant wrt. CPU clock speed.
If your program stalls, the core may reduce frequency and hence
TSC values are not linear to time anymore.


	Jan
-- 
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[Index of Archives]     [Kernel Newbies]     [Netfilter]     [Bugtraq]     [Photo]     [Stuff]     [Gimp]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Video 4 Linux]     [Linux for the blind]     [Linux Resources]
  Powered by Linux