Re: [PATCH 4/10] cxgb3 - HW access routines - part 2

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



> +void t3_port_intr_disable(struct adapter *adapter, int idx)
> +{
> +	struct cphy *phy = &adap2pinfo(adapter, idx)->phy;
> +
> +	t3_write_reg(adapter, XGM_REG(A_XGM_INT_ENABLE, idx), 0);
> +	phy->ops->intr_disable(phy);

you seem to be missing a pci posting flush here....



-- 
if you want to mail me at work (you don't), use arjan (at) linux.intel.com
Test the interaction between Linux and your BIOS via http://www.linuxfirmwarekit.org

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[Index of Archives]     [Kernel Newbies]     [Netfilter]     [Bugtraq]     [Photo]     [Stuff]     [Gimp]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Video 4 Linux]     [Linux for the blind]     [Linux Resources]
  Powered by Linux