Hi,
"Mark M. Hoffman" <[email protected]> writes:
> If you can't read the line state... well, that's not actually a proper
> I2C bus anyway.
Actually you only have to be able to read SDA state, it might not be
true WRT SCL. I think most implementations use a single master and
a fixed access timing and thus only read SDA (SCL can as well be
a simple 2-state normal output from master instead of open
drain/collector or 3-state).
I'm not sure initializing the bus (in terms of ~ handshaking)
belongs to hw driver and not to the algorithm but such is live.
Thanks.
--
Krzysztof Halasa
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[Index of Archives]
[Kernel Newbies]
[Netfilter]
[Bugtraq]
[Photo]
[Stuff]
[Gimp]
[Yosemite News]
[MIPS Linux]
[ARM Linux]
[Linux Security]
[Linux RAID]
[Video 4 Linux]
[Linux for the blind]
[Linux Resources]