Benjamin LaHaise wrote:
On Tue, Feb 28, 2006 at 09:50:08AM -0800, Bryan O'Sullivan wrote:
The last 32-bit write triggers the chip to put the packet on the wire.
We make sure it happens after the earlier bulk write using a barrier.
The barrier you're looking for is wmb() in asm/system.h, which is defined
on both SMP and UP.
That will synchronize with other CPUs as well, which may not necessarily
be needed.
On PPC for instance, you could implement the desired semantics using
"eieio" (enforce in-order execution of IO). This is lighter weight than
a full "sync", which is what wmb() maps to.
Chris
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[Index of Archives]
[Kernel Newbies]
[Netfilter]
[Bugtraq]
[Photo]
[Stuff]
[Gimp]
[Yosemite News]
[MIPS Linux]
[ARM Linux]
[Linux Security]
[Linux RAID]
[Video 4 Linux]
[Linux for the blind]
[Linux Resources]
