Re: [PATCH 2/2] [x86] align per-cpu section to configured cache bytes

On Fri, Jan 27, 2006 at 02:02:47PM -0800, Zach Brown wrote:
> [x86] align per-cpu section to configured cache bytes
> 
> This matches the fix for a bug seen on x86-64.  Test booted on old hardware
> that had 32 byte cachelines to begin with.
> 
>   Signed-off-by: Zach Brown <[email protected]>

I've applied this verbatim.
The asm-generic part suggested in other mail was not straightforward due
to subtle differences and I have not yet my cross compile environment
running on this box.

	Sam
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

---

• References:
  • [PATCH 1/2] [x86-64] align per-cpu section to configured cache bytes
    • From: Zach Brown <[email protected]>
  • [PATCH 2/2] [x86] align per-cpu section to configured cache bytes
    • From: Zach Brown <[email protected]>

• Prev by Date: Re: OSDL and the Linux kernel community
• Next by Date: Re: I/O Scheduling
• Previous by thread: [PATCH 2/2] [x86] align per-cpu section to configured cache bytes
• Next by thread: Re: [PATCH 1/2] [x86-64] align per-cpu section to configured cache bytes
• Index(es):
  • Date
  • Thread

[Index of Archives]     [Kernel Newbies]     [Netfilter]     [Bugtraq]     [Photo]     [Stuff]     [Gimp]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Video 4 Linux]     [Linux for the blind]     [Linux Resources]