From: Dan Malek <[email protected]>
Date: Mon, 27 Jun 2005 11:57:51 -0400
> Because of the configurability of the address space among text, data,
> IO, and uncached mapping, we simply can't test an address bit and
> build a new TLB entry.
Maybe not by testing a bit, but instead via a range test.
cmp %reg, PAGE_OFFSET_BEGIN
bl not_kernel
cmp %reg, PAGE_OFFSET_END
bge not_kernel
Calculate 8MB PTE here
not_kernel:
That's 4 instructions, completely trivial.
I think you're making this problem more complex than it really
is. There is no reason at all to hold page tables for the direct
physical memory mappings of lowmem if you have any control whatsoever
over the TLB miss handler.
You'll be saving tons of memory accesses, and that alone should
count for some significant performance savings especially on
embedded setups. What's more, you'll get 8MB mappings as well,
decreasing the TLB miss rate.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[Index of Archives]
[Kernel Newbies]
[Netfilter]
[Bugtraq]
[Photo]
[Stuff]
[Gimp]
[Yosemite News]
[MIPS Linux]
[ARM Linux]
[Linux Security]
[Linux RAID]
[Video 4 Linux]
[Linux for the blind]
[Linux Resources]
