Dave Jones wrote:
On Fri, May 13, 2005 at 04:36:10PM -0700, H. Peter Anvin wrote: > The Efficeon (TM8xxx) series does have PAT. 1:1 with the Intel implementation I assume based on your earlier comments?
More or less. They don't implement WT and WP (defaulting to WB with full cache coherency and something else).
-hpa - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to [email protected] More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
- References:
- [PATCH] enhance x86 MTRR handling
- From: "Jan Beulich" <[email protected]>
- Re: [PATCH] enhance x86 MTRR handling
- From: Dave Jones <[email protected]>
- [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- From: Dave Jones <[email protected]>
- Re: [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- From: "H. Peter Anvin" <[email protected]>
- Re: [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- From: Dave Jones <[email protected]>
- Re: [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- From: "H. Peter Anvin" <[email protected]>
- Re: [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- From: Dave Jones <[email protected]>
- [PATCH] enhance x86 MTRR handling
- Prev by Date: Re: [discuss] Re: [PATCH] adjust x86-64 watchdog tick calculation
- Next by Date: Re: NFS: msync required for data writes to server?
- Previous by thread: Re: [RFC] Cachemap for 2.6.12rc4-mm1. Was Re: [PATCH] enhance x86 MTRR handling
- Next by thread: [patch] some vesafb fixes
- Index(es):
 |