From: Guillaume Thouvenin <guillaume.thouvenin@bull.net> Cleanup unneeded macros used for register space address calculation. Now we are using the EBDA to find the space address. Signed-off-by: Guillaume Thouvenin <guillaume.thouvenin@bull.net> Signed-off-by: Muli Ben-Yehuda <muli@il.ibm.com> --- arch/x86_64/kernel/pci-calgary.c | 5 ----- 1 files changed, 0 insertions(+), 5 deletions(-) diff --git a/arch/x86_64/kernel/pci-calgary.c b/arch/x86_64/kernel/pci-calgary.c index 9efecf3..5ec9be2 100644 --- a/arch/x86_64/kernel/pci-calgary.c +++ b/arch/x86_64/kernel/pci-calgary.c @@ -52,11 +52,6 @@ int use_calgary __read_mostly = 0; #define PCI_DEVICE_ID_IBM_CALGARY 0x02a1 #define PCI_DEVICE_ID_IBM_CALIOC2 0x0308 -/* we need these for register space address calculation */ -#define START_ADDRESS 0xfe000000 -#define CHASSIS_BASE 0 -#define ONE_BASED_CHASSIS_NUM 1 - /* register offsets inside the host bridge space */ #define CALGARY_CONFIG_REG 0x0108 #define PHB_CSR_OFFSET 0x0110 /* Channel Status */ -- 1.4.4 - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
- Follow-Ups:
- [PATCH 13/15] x86-64: Calgary - tabify and trim trailing whitespace
- From: muli@il.ibm.com
- [PATCH 13/15] x86-64: Calgary - tabify and trim trailing whitespace
- References:
- Calgary updates for 2.6.23
- From: muli@il.ibm.com
- [PATCH 1/15] x86-64: Calgary - generalize calgary_increase_split_completion_timeout
- From: muli@il.ibm.com
- [PATCH 2/15] x86-64: Calgary - update copyright notice
- From: muli@il.ibm.com
- [PATCH 3/15] x86-64: Calgary - introduce handle_quirks() for various chipset quirks
- From: muli@il.ibm.com
- [PATCH 4/15] x86-64: Calgary - introduce chipset specific ops
- From: muli@il.ibm.com
- [PATCH 5/15] x86-64: Calgary - abstract how we find the iommu_table for a device
- From: muli@il.ibm.com
- [PATCH 6/15] x86-64: Calgary - introduce CalIOC2 support
- From: muli@il.ibm.com
- [PATCH 7/15] x86-64: Calgary - add chip_ops and a quirk function for CalIOC2
- From: muli@il.ibm.com
- [PATCH 8/15] x86-64: Calgary - implement CalIOC2 TCE cache flush sequence
- From: muli@il.ibm.com
- [PATCH 9/15] x86-64: Calgary - make dump_error_regs a chip op
- From: muli@il.ibm.com
- [PATCH 10/15] x86-64: Calgary - grab PLSSR too when a DMA error occurs
- From: muli@il.ibm.com
- [PATCH 11/15] x86-64: Calgary - reserve TCEs with the same address as MEM regions
- From: muli@il.ibm.com
- Calgary updates for 2.6.23
- Prev by Date: [PATCH 3/15] x86-64: Calgary - introduce handle_quirks() for various chipset quirks
- Next by Date: [PATCH 11/15] x86-64: Calgary - reserve TCEs with the same address as MEM regions
- Previous by thread: [PATCH 11/15] x86-64: Calgary - reserve TCEs with the same address as MEM regions
- Next by thread: [PATCH 13/15] x86-64: Calgary - tabify and trim trailing whitespace
- Index(es):
![]() |