> The former > stores from/to information into MSRs and is very small (4 branches). P4 since Prescott has 16 > On recent processors LBR and BTS can be constrained by priv level. Doesn't help for kernel debugging. -Andi - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to [email protected] More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
- Follow-Ups:
- Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- From: Stephane Eranian <[email protected]>
- Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- References:
- [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- From: Stephane Eranian <[email protected]>
- Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- From: Andi Kleen <[email protected]>
- Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- From: Stephane Eranian <[email protected]>
- [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- Prev by Date: Incorrect behavior of timer_settime() for absolute dates in the past
- Next by Date: Re: Sysctl syscall
- Previous by thread: Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- Next by thread: Re: [PATCH] i386 add Intel PEBS and BTS cpufeature bits and detection
- Index(es):
 |