On Wed, Nov 01, 2006 at 11:08:08AM -0600, John Partridge wrote: > So, if I understand correctly, you are saying because we cannot guarantee > the "flush" a config write even by doing a config read of the same register > (because the PPB can re-order) we have to make sure we block or spin on the > config write completion at the lowest level of the config write ? That's correct. And I'm also saying that the reason this hasn't been thought about before is that other root bridges have a mechanism (implicit on x86, explicit on parisc) for waiting for the config write completion to come back. Seems to me that Altix uses the SAL calls to access PCI config space these days, so you can hide it in your firmware rather than patching Linux. - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to [email protected] More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
- References:
- Re: Ordering between PCI config space writes and MMIO reads?
- From: David Miller <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: Roland Dreier <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: Roland Dreier <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: "Michael S. Tsirkin" <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: "Richard B. Johnson" <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: Matthew Wilcox <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: Roland Dreier <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: John Partridge <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: Matthew Wilcox <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- From: John Partridge <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
- Prev by Date: Re: Ordering between PCI config space writes and MMIO reads?
- Next by Date: Re: [ckrm-tech] [RFC] Resource Management - Infrastructure choices
- Previous by thread: Re: Ordering between PCI config space writes and MMIO reads?
- Next by thread: Re: Ordering between PCI config space writes and MMIO reads?
- Index(es):
 |