Re: Ordering between PCI config space writes and MMIO reads?

 > It is good to be conservative in this area. Some AMD chipsets at least
 > had ordering problems with some configurations in the K7 era.

Could you expand a little?  Do you mean that the arch implementation
of pci_write_config_xxx() should have extra barriers, or that drivers
should do belt-and-suspenders flushes to make sure config writes are
really done properly?

 - R.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Follow-Ups:
- Re: Ordering between PCI config space writes and MMIO reads?
  - From: Jeff Garzik <[email protected]>

References:
- Ordering between PCI config space writes and MMIO reads?
  - From: Roland Dreier <[email protected]>
- Re: Ordering between PCI config space writes and MMIO reads?
  - From: Alan Cox <[email protected]>

Prev by Date: Re: [PATCH] Freeze bdevs when freezing processes.
Next by Date: [PATCH 1/1] Fabric7 VIOC: Ethtool
Previous by thread: Re: Ordering between PCI config space writes and MMIO reads?
Next by thread: Re: Ordering between PCI config space writes and MMIO reads?
Index(es):
- Date
- Thread

[Index of Archives] [Kernel Newbies] [Netfilter] [Bugtraq] [Photo] [Stuff] [Gimp] [Yosemite News] [MIPS Linux] [ARM Linux] [Linux Security] [Linux RAID] [Video 4 Linux] [Linux for the blind] [Linux Resources]