HPET : timer routing setup with Legacy Routing Replacement bit set

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]


I am working with a new bios for a server our company build. I am
confused about the routing of the timer and arch/x86_64/kernel/time.c
irq setup.

HPET specification states that if Legacy routing replacement enable
bit is set, IRQ0 should not be connected to PIN0 of IOAPIC, and IRQ0
should not generate any interrupts. But in the kernel code, timer is
hard coded to irq0 (arch/x86_64/kernel/time.c : time_init(), calls
setup_irq(0,&irq0). 0 being the irq number)

My question is, should it not be IRQ2 if HPET is enabled and Legacy
Routing Replacement bit is enbaled?

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[Index of Archives]     [Kernel Newbies]     [Netfilter]     [Bugtraq]     [Photo]     [Stuff]     [Gimp]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Video 4 Linux]     [Linux for the blind]     [Linux Resources]
  Powered by Linux