mixing cache size on xeon4's in smp system

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



	
I have a 2.4 gig hz xeon (533) with a 512k cache.
Can I use a 2.4 gig xeon  (533) with a 1Mbyte cache in an smp configuration?

Lets say it "works" -- what tools do I use to determine it really 
"works".

I've  heard advice "see if flakey things happen" -- that's not advice I want 
to follow...

Anyone have practical experiene with this?

marty


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[Index of Archives]     [Kernel Newbies]     [Netfilter]     [Bugtraq]     [Photo]     [Stuff]     [Gimp]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Video 4 Linux]     [Linux for the blind]     [Linux Resources]
  Powered by Linux