Greg KH wrote:
On Wed, May 24, 2006 at 02:06:54AM +0400, Ivan Kokshaysky wrote:
On Tue, May 23, 2006 at 12:28:10PM +0000, Patrick Jefferson wrote:
Clearing PCI Command bits fixes machine halts observed during sizing
seqences using MMIO cycles. Clearing the bits is suggested by an
implementation note in the PCI spec.
The patch is not acceptable. This was discussed back in 2002:
http://www.uwsg.iu.edu/hypermail/linux/kernel/0212.2/index.html#978
I agree, it's not going to be accepted.
Patrick, are you trying to solve the same thing that Grant was back in
2002? Why do you feel this patch is necessary?
No. The problem is similar, involving colliding addresses, but
critically different. Sizing a device's BAR via memory-mapped
configuration space accesses will do spectacular things when the size,
say E0000000, unforeseeably equals the mapped config space address, like
E0000000. The Memory bit in the PCI Command register must be cleared.
Either a) some other specific sequence exists for safe sizing,
Or b) disabling memory decoding by the device must be allowed, at
minimum, as a special case,
Or c) a switch from MMCONFIG to CF8/CFC and back again should be used
when sizing,
Or d) the resulting machine crash is acceptable during linux boot.
The patch, since it addresses d), is necessary unless b) or c) are
feasible, or a) exists.
Any suggestions would be appreciated.
Thanks,
Patrick
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[Index of Archives]
[Kernel Newbies]
[Netfilter]
[Bugtraq]
[Photo]
[Stuff]
[Gimp]
[Yosemite News]
[MIPS Linux]
[ARM Linux]
[Linux Security]
[Linux RAID]
[Video 4 Linux]
[Linux for the blind]
[Linux Resources]
